



# GUJARAT TECHNOLOGICAL UNIVERSITY

Program Name: Master of Engineering

Level: PG

Branch: Electronics & Communication (VLSI System Design)

Course / Subject Code : ME01000401

Course / Subject Name : VLSI Signal Processing

WEF Academic Year :	2024 - 25
Semester :	1 <sup>st</sup> Semester
Category of the Course :	PEC

<b>Prerequisite :</b>	Fundamentals of Digital Electronics and Digital Signal Processing.
<b>Rationale :</b>	Studying VLSI Signal Processing offers a unique blend of theoretical knowledge and practical skills, making it an ideal course for students interested in both digital signal processing and VLSI design. By delving this course, students gain a comprehensive understanding of how to develop and implement signal processing algorithms on integrated circuits. This knowledge allows them to bridge the gap between theory and practice, enabling them to design and optimize advanced signal processing systems.

## Course Scheme:

Teaching Scheme			Total Credits	Assessment Pattern and Marks				Total Marks
L	T	PR	C	Theory		Practical		
				ESE (E)	PA(M)	ESE (V)	PA (I)	
3	0	2	4	70	30	30	20	150

## Course Content:

Sr. No.	Course Content	No. of Hours	% of Weightage
1	<b>Introduction to DSP algorithms, Iteration bound:</b> Typical DSP algorithms: Convolution, Correlation, Digital-filters, adaptive filters. Data-flow graph representations, iteration bound and its Computation, iteration bound of Multirate data-flow graphs.	10	20
2	<b>Pipelining, Parallel Processing and Retiming:</b> Pipelining of FIR filters, Parallel processing, Pipelining and Parallel Processing for low power, definitions and properties of retiming, system inequalities and its solution, retiming techniques.	9	15
3	<b>Unfolding and Folding:</b> Algorithm for unfolding, properties of unfolding, Comparative analysis of (i) Critical path (ii) unfolding and (iii) retiming. Folding transformation, Register minimization techniques, folding of Multirate systems.	9	15



# GUJARAT TECHNOLOGICAL UNIVERSITY

Program Name: Master of Engineering

Level: PG

Branch: Electronics & Communication (VLSI System Design)

Course / Subject Code : ME01000401

Course / Subject Name : VLSI Signal Processing

4	<b>Systolic Architecture Design:</b> Systolic array design methodology, FIR systolic arrays, Selection of scheduling vector, Matrix-matrix multiplication and 2D systolic array design, systolic design for space representations containing delays	7	15
5	<b>Fast Convolution:</b> Introduction, Cook, Toom Algorithm, Winograd Algorithm, Iterated Convolution, Cyclic Convolution, Design of Fast Convolution Algorithm by Inspection.	10	15
<b>Total</b>		<b>45</b>	<b>100</b>

## Reference Books:

1. Keshab K. Parhi. *VLSI Digital Signal Processing Systems*, Wiley-Inter Sciences, 1999
2. Mohammed Ismail, Terri, Fiez, *Analog VLSI Signal and Information Processing*, McGraw Hill, 1994.
3. Kung. S.Y., H.J. While house T.Kailath, *VLSI and Modern singal processing*, Prentice Hall, 1985.
4. Jose E. France, YannisTsvidl, *Design of Analog Digital VLSI Circuits for Telecommunications and SignalProcessing* Prentice Hall, 1994.
5. Magdy A. Bayoumi, E. Swartzlander, "VLSI Signal Processing Technology", Springer Science, 1994.
6. Peter B. Denyer, David Renshaw, "VLSI signal processing: a bit-serial approach", Addison-Wesley, 1985.

## Course Outcome:

1. Understanding of VLSI design methodology for signal processing systems.
2. Familiarity with VLSI algorithms and architectures specifically designed for Digital Signal Processing (DSP).
3. Proficiency in implementing basic DSP architectures using Computer-Aided Design (CAD) tools.

## Suggested List of Experiments:

1. Compute the iteration bound for the given data flow graph (DFG).
2. Determine the iteration bound for the given multi rate DFG.
3. For given DFG place pipelining register at appropriate places to achieve required sample rate.
4. For given DFG calculate critical path and place pipelining latches to reduce critical paths.
5. For given DFG place pipeline structure to reduce power consumption.
6. Design a given FIR filter with pipeline and parallel processing for power reduction and sampling rate improvement.
7. For given DFG apply retiming techniques to minimize the clock period.
8. Solve the problem of critical path using unfolding techniques for given DFG.
9. Design the folded architecture for the 6-tap FIR filter.



# GUJARAT TECHNOLOGICAL UNIVERSITY

**Program Name: Master of Engineering**

**Level: PG**

**Branch: Electronics & Communication (VLSI System Design)**

**Course / Subject Code : ME01000401**

**Course / Subject Name : VLSI Signal Processing**

---

10. Design systolic-architecture for matrix-vector multiplication.
11. Design bit-parallel architecture for six-bit addition.
12. Design a MSD-first radix-4 maximally redundant to non-redundant converter for word length of 8 digits.

**List of Open Source Software/learning website:**

1. [www.nptel.ac.in](http://www.nptel.ac.in)
2. [www.ocw.mit.edu](http://www.ocw.mit.edu)

\* \* \* \* \*