



# GUJARAT TECHNOLOGICAL UNIVERSITY

Program Name: Master of Engineering

Level: PG

Branch: Electronics & Communication (VLSI System Design)

Course / Subject Code :ME01000391

Course / Subject Name : VLSI Physical Design

w. e. f. Academic Year:	2024-25
Semester:	1 <sup>st</sup> Semester
Category of the Course:	PEC

<b>Prerequisite:</b>	Basic implantation of various Algorithms.
<b>Rationale:</b>	The students need to learn basic concepts of VLSI physical design. The students will learn the floor planning and Pin allocations for the VLSI design. The students need to know the basic implementation of Algorithms for the placement and routing. The students will learn the design of various basic of timing analysis and clock tree synthesis.

### Course Outcome:

After Completion of the Course, Student will able to:

No	Course Outcomes	RBT Level
01	Design and analyze different concepts of graph theory.	C
02	Understand basic principle, operation and applications of floor planning and pin allocation.	U
03	Comprehend and apply various algorithms to circuit partitioning Floor planning, Placement and Routing.	A
04	Study, analyze and implement the VLSI physical design using CAD tools.	C

*\*Revised Bloom's Taxonomy (RBT)*

### Teaching and Examination Scheme:

Teaching Scheme (in Hours)			Total Credits L+T+ (PR/2)	Assessment Pattern and Marks				Total Marks
L	T	PR	C	Theory		Tutorial / Practical		
				ESE (E)	PA / CA (M)	PA/CA (I)	ESE (V)	
3	0	2	4	70	30	20	30	150



# GUJARAT TECHNOLOGICAL UNIVERSITY

Program Name: Master of Engineering

Level: PG

Branch: Electronics & Communication (VLSI System Design)

Course / Subject Code :ME01000391

Course / Subject Name : VLSI Physical Design

## Course Content:

Unit No.	Content	No. of Hours	% of Weightage
1.	<b>Introduction to Graph Theory:</b> Dependency/ Constraint graphs, Steiner Tree, Cliques, Clustering and Spanning Tree	5	10
2.	<b>Circuit Level Partitioning:</b> Cost function and constrains, Algorithm for Circuit partitioning.	10	20
3.	<b>Floor planning and Pin Allocation:</b> Floor planning and pin allocation, Problem definition and cost functions.	12	30
4.	<b>Placement and Routing:</b> Placement and routing Algorithms, cost function and constrains, Area routing, Design Rule Check issue.	08	20
5.	<b>Clock Networks :</b> Basic concepts in clock networks, modern clock tree synthesis	05	05
6.	<b>Timing Analysis:</b> Timing closure, Timing Analysis and Performance constrains, Timing driven placement and routing, Physical synthesis.	05	15
<b>Total</b>		<b>45</b>	<b>100</b>

## Suggested Specification Table with Marks (Theory):

Distribution of Theory Marks (in %)					
R Level	U Level	A Level	N Level	E Level	C Level
10	20	20	30	10	10

Where R: Remember; U: Understanding; A: Application, N: Analyze and E: Evaluate C: Create (as per Revised Bloom's Taxonomy)

## References/Suggested Learning Resources:

### (a) Books:

1. Sadiq M Sait, Habib Youssef, and VLSI Physical Design Automation: Theory and Practice Publication: World Scientific.
2. Andrew B Kahng, Jens Lienig VLSI Physical Design: From Graph partitioning to Timing Closure, Publication: Springer.
3. Sung Kyu Lim , Practical Problems in VLSI Physical Design Automation, 2008 edition, Springer.



# GUJARAT TECHNOLOGICAL UNIVERSITY

Program Name: Master of Engineering

Level: PG

Branch: Electronics & Communication (VLSI System Design)

Course / Subject Code :ME01000391

Course / Subject Name : VLSI Physical Design

---

**(b) Open source software and website:**

1. <https://nptel.ac.in/>
2. VLSI physical design using CAD tools.

**Suggested Course Practical List:**

1. Simulation of graph theory for VLSI physical Design using MATLAB.
2. Simulation of Kernighan–Lin (KL) partitioning algorithm using MATLAB.
3. Simulation of Simulated annealing algorithm using MATLAB.
4. Synthesis and simulation of VLSI Design using cadence encounter/Magic/Proton.
5. Perform Floor-planning of VLSI design Cell using ILP solver for Integer Linear Programming.
6. Perform Placement of VLSI design using standard cells.
7. Perform Routing of VLSI design using standard cells.
8. Perform Static Timing Analysis for given logic diagram.
9. Perform zero stack algorithm for given logic diagram.
10. Implement small project on VLSI Physical Design.

\* \* \* \* \*