



GUJARAT TECHNOLOGICAL UNIVERSITY

Master of Engineering
Subject Code: 3720314
ADVANCE VLSI DESIGN
SEMESTER: II

Type of course: Major Elective III

Prerequisite: Digital Logic Design

Rationale: This course introduces overview and fundamentals of VLSI design and provides the essential knowledge about the main themes so the students will be able to readily apply this knowledge in industry or research.

Teaching and Examination Scheme:

Teaching Scheme			Credits C	Examination Marks				Total Marks
L	T	P		Theory Marks		Practical Marks		
				ESE (E)	PA (M)	ESE (V)	PA (I)	
3	0	2	4	70	30	30	20	150

Content:

Sr. No.	Topics	Hours
1	Introduction to VLSI Design and Verilog: Conventional approach to digital design, VLSI design, ASIC design flow, Role of HDL, Verilog as an HDL, Levels of design description, Concurrency, Simulation and synthesis, Functional verification, System tasks, Programming language interface, module, Simulation and synthesis tools, Test benches.	03
2	Language Constructs and Conventions in Verilog: Keywords, Identifiers, White space characters, Comments, Numbers, Strings, Logic values, Strengths, Data types, Scalars and vectors, Parameters, Memory, Operators, System tasks.	03
3	Architecture of FPGA: Generic FPGA architecture, Architectural overview, Configuration, I/O capabilities, Program design flow, Device programming, Design implementation using FPGA, Simulation, Compilation, Floor planning and architecture design: floor planning methods, off-chip connections, High –level synthesis, Architecture testing.	04
4	Gate Level Modelling: Basic gate primitives, Module structure, Tri state gates, Array of instances of primitives, Design of flip-flops with gate primitives, Delays, Strengths and contention resolution, Net types, Design of basic circuits.	04
5	Modelling at Data Flow Level: Continuous assignment structures, Delays and continuous assignments, Assignment to vectors, Operators.	06
6	Behavioural Modelling : Operations and assignments, Functional Bifurcation, Initial, always and wait constructs, Assignments with delays, Multiple always blocks, Design at behaviour level, Blocking	06



GUJARAT TECHNOLOGICAL UNIVERSITY

Master of Engineering

Subject Code: 3720314

	and non-blocking assignments, Case statement, Simulation flow, If and if-else, assign-de assign, repeat, disable and force-release constructs, For, while and forever loops, Parallel blocks, Event.	
7	User Defined Primitives and FSM: User-defined primitives (UDP), Mealy and Moore finite state machine.	04
8	Architecting Speed, Area and Power: High throughput, Low latency, Timings, Rolling Up the pipeline, Resource sharing, Impact of reset on area, Clock control, Input control, Reducing the voltage supply, Dual edge triggered flip-flops.	10
9	Clock Domains: Crossing clock domains, Gated clocks in ASIC prototypes.	05

Suggested Specification table with Marks (Theory):

Distribution of Theory Marks					
R Level	U Level	A Level	N Level	E Level	C Level
15	20	20	15	15	15

Legends: R: Remembrance; U: Understanding; A: Application, N: Analyze and E: Evaluate C: Create and above Levels (Revised Bloom's Taxonomy)

Note: This specification table shall be treated as a general guideline for students and teachers. The actual distribution of marks in the question paper may vary slightly from above table.

Reference Books:

1. Design through Verilog HDL, Wiley student edition, T. R. Padmanabhan and B. Bala Tripura Sundari
2. Steven Kilts, Advanced FPGA Design, John Wiley & Sons, 2007
3. Clive Max Field, The Design Warriors Guide to FPGA, Elsevier, 2004
4. Verilog HDL by Samir Palniker.
5. Digital Design & Implementation with Field Programmable Devices by Zainalabedin Navabi.
6. Design recipes for FPGAs by Dr. Peter R. Wilson, Elsevier.

Course Outcome:

After learning the course the students should be able to

Sr. No.	CO statement	Marks % weightage
CO-1	Understand the main elements of hierarchical VLSI design namely integrated circuit technology, approaches to system design, architectural issues, design implementation and layout Understanding Virtual Instrument concepts	40
CO-2	Able to apply VLSI design methodology for the design of application specific integrated circuits.	30
CO-3	Design the system with VLSI integration	30



GUJARAT TECHNOLOGICAL UNIVERSITY

Master of Engineering

Subject Code: 3720314

List of Experiments:

Simulation and synthesis of various combinational and sequential circuits in verilog HDL using Xilinx tool.

1. Implementation of PID controller in FPGA.
2. Design and optimization of arithmetic logic unit (ALU) for area, speed and power in FPGA.
3. Implementation of real time embedded system on FPGA.
4. Implementation of digital filters, transforms and algorithms in FPGA.
5. Implementation of simple processor and soft core on FPGA.
6. Implementation of a PS/2 keyboard reader on the FPGA and one other simple (open ended) design on the FPGA.
7. Implementation of a video capture and display system using the FPGA board, a camera and a VGA monitor.
8. Implementation of a SoC in a hardware software co- design fashion.

Major Equipment:

Computer Laboratory, FPGA board

List of Open Source Software/learning website:

- Xilinx
- Altera
- NTPEL